Abstract-This paper presents the simulation study of nonlinear dynamic of cardiac excitation based on Luo Rudy Phase I (LR-I) model towards numerical solutions of ordinary differential equations (ODEs) responsible for cardiac excitation on field programmable gate arrays (FPGAs). As computational modeling needs vast of simulation time, a realtime hardware implementation using FPGA could be the solution as it provides high configurability and performance. For rapid prototyping, MATLAB Simulink that offers a link with the FPGA has been used. Through Simulink HDL Coder, a tool in the MATLAB software that capable to convert the MATLAB Simulink blocks into hardware description language (HDL) code and an FPGA-in-the-loop (FIL) and co-simulation for verification, FPGA hardware implementation can be done. As a result, the LR-I excitation model is successfully simulated by using the MATLAB Simulink and the VHDL code has been successfully generated by the HDL Coder after fixed-point optimization is done. The FIL verification on actual FPGA board also has shown quantitatively comparable results to the MATLAB Simulink simulation. Therefore, the design flow has given a positive outlook in developing this FPGA stand-alone implementation.
INTRODUCTION
Cardiac excitation controls the mechanical contractions of the cells through the cardiac excitation-contraction coupling mechanism and controlled by inflow and outflow of transmembrane currents through various types of ion channels. However, the abnormalities of cardiac excitation known as cardiac arrhythmias can occur and could lead to abnormal contraction of cardiac muscle and preventing the heart to pump blood efficiently and also can cause fatal risk and sudden death [1] [2] [3] . Thus, until now, many studies related to the cardiac electrophysiological system have been conducted by using several methods to understand the underlying mechanisms in cardiac excitation and conduction [3] [4] [5] [6] [7] [8] [9] . By understanding the underlying mechanisms of the heart, it will results in improving the quality of life by providing better low cost patient-specific health care and to develop new treatment for heart disease [31] .
In the past few decades, the experimental studies are generally preferable [10] [11] [12] [13] [14] [15] [16] . Although this approach is most favored but experimental studies have the limitations such as the needs of high variables quantity for monitoring, highresolution data in investigating larger preparations and also costly. Meanwhile, modeling techniques for a computer simulation are not associated with such problems [3] . Computer simulation approach helps in reducing and replacing the use of animals in cardiac research. Moreover, a computer simulation also has capability to increase study parameters through mathematical representations and decreasing the time to analyze the biological behavior [31] . Therefore, many electrical and mechanical heart models have been developed such as FitzHugh-Nagumo model [17] , Noble Purkinje [18] , Beeler and Reuter [19] , Luo Rudy Phase 1 (LR-I) and Luo Rudy Phase-II model (LR-II) [20] [21] [22] [23] Priebe-Beuckelmann (PB) [34] that contain 22 variables in order to model the action potentials (AP) of the heart through the simulations method. As the time passes the models become more advance and very complex since number of gate variables parameters increased in order to represent the cellular process in more detail. Thus, the simulations also cause a new problem which need more amount of computations in order to obtain the good results from the simulation [1] . Therefore, the hardwareimplementation is the best solution to overcome the problems when dealing with the simulations method [1, 2, 3, 28, and 29] . As an example, the hardware implementation of the cardiac mathematical model, analog-digital hybrid model had been developed by using electronic circuits and dsPIC30f4011 microcontroller [1] [2] [3] . However, this hybrid model encounter some problems regarding noise signals, limited input and output voltage range, and gain. In addition, the designed hardware is also big in size with high power consumption [1] .
Therefore, the aim of this study is to develop a high performance hardware-implemented cell model for LR-I with small physical size and low power consumption. The LR-I model described by a set of nonlinear ordinary differential equations (ODEs) that include eight (8) dynamic state variables for describing six (6) types of ion channel currents [22] is designed using MATLAB Simulink for rapid prototyping in order to match the algorithms with FPGA hardware implementation towards real-time simulations in producing an analysis tool to study the underlying mechanism of the heart through understandings of non-linear dynamics in cardiac excitation. Towards the real-time hardware implementation, the model will be developed by using XC6VLX240T FPGA Xilinx Virtex-6 development board which is suitable for solving higher order of ODEs and real-time applications with low power consumption and high performance [26] [27] [28] . The FPGA configuration is generally specified using a hardware description language (HDL), therefore for rapid design and implementation, the HDL code will be generated using Simulink HDL Coder that capable to convert the designed MATLAB Simulink model to very high description language (VHDL) code automatically [29] . Furthermore, the MATLAB Simulink from MathWorks also capable to verify the results by using an FPGA-in-the-loop (FIL) approach [29] .
LR-I model is chosen because it has six ionic currents that retain enough structure of basic currents involved in cardiac excitation to reproduce exact AP morphologies [32] [33] and is flexible enough that the parameters can be fitted to replicate accurately the properties and dynamics of other complex ionic models as well as experimental data [33] [34] [35] [36] such as action potential duration (APD), thresholds for excitation, upstroke velocities, and minimum APD before reaching conduction block. The important points in developing single-cell excitation model are to overcome the limitation of voltage-clamp measurements and to control the intracellular and extracellular ionic environments. The data from single-cell is also able to provide the basis for a quantitative description of channel kinetics and membrane ionic currents [32] .
The structure of this paper is as follows. Discussions on the software development with an overview of the proposed system and HDL Coder design flow are presented in section 2. In the following, simulation results and analysis for LR-I model are demonstrated in section 3. Finally, conclusion and future work are given in section 4.
II. SOFTWARE DEVELOPMENT
The design of software simulations of LR-I mathematical modeling by using MATLAB Simulink is made mainly to solve a set of nonlinear ODEs as in (1), (2), (3), (4), (5), (6), (7), and (8) to generate AP in a single mammalian cardiac ventricular cell. Here, the design is started by constructing blocks to represent these six ion currents of sodium, potassium, calcium and chloride as in (9) , where the inflow and outflow of these currents will cause changes to membrane voltage, V m charged on membrane capacitance, C m and the AP will be generated as an external stimulation current, I ext is applied to the cell [1] .
(1) : Calcium uptake
The model based design with the Simulink and MATLAB code gives an opportunity to obtain VHDL code through an automatic code generation process because manual coding is time consuming, tedious and error prone [29] . This can be done by the HDL Coder that supports code generation although code optimization might be necessary to improve the performance and quality in terms of power consumption, processing frequency and size of the hardware. For rapid prototyping, the Simulink HDL Coder also automates the hardware design process, from modeling to FPGA implementation which is able to control HDL architecture, implementation and generate hardware resource utilization reports. For automatic generation of VHDL and FPGA implementation the model have to be realized with blocks from the hdlsupported library. In addition to the HDL Coder that responsible to specify and explore functional behavior and to generate HDL code for implementation, continuous test and verification of the design also can be done through co-simulation and the FIL using HDL Verifier as illustrated in Fig. 1 . The FIL verification by using Gigabit Ethernet also ensures the algorithm will behave as expected on the stand-alone FPGA implementation afterwards since the generated code is being executed on actual FPGA boards. Fig. 2 demonstrates the process flowchart of designing LR-I model using MATLAB Simulink until verification of the code generated from HDL coder by using FIL approach for FPGA hardware implementation. Firstly, the theoretical and technical study related to FPGA approached in cardiac excitation modeling is being studied. Secondly, the MATLAB Simulink block is designed in floating point to model the LR-I mathematical modeling. Consequently, all the floating points change to fixed point data types since only fixed-point data type synthesizable for FPGA hardware implementation and lastly, VHDL code and FIL simulation
results is generated by using HDL Workflow Advisor window. Fig. 3 shows the overall design system of LR-I model using MATLAB Simulink consist of clock as the input, LR-I subsystem and scope. Here, the input clock represents the simulation time as a time reference to control the periodic pulse of external current, I ext and the result of the membrane voltage will be visualized by using the scope Simulink block while Fig. 4 shows the blocks inside the LR-I subsystem. The block is designed based on the LR-I mathematical formulas as in (1) . The ionic currents are determined by ionic gates that contain eight gate variables of ODEs. The ODEs are being solved by using Simulink continuous integrator block using variable-step and ode45 as the solver type while relative tolerance is set to 0.001.
III. RESULTS

A. LR-I Design by using MATLAB Simulink
Here, the initial value of membrane voltage V m , activation gate m, inactivation gate h, slow inactivation gate j of fast sodium current, I Na , activation gate d, inactivation gate f of slow inward current, I si , activation gate x of timedependent potassium current, I K , and Calcium uptake Ca i are set to -85 mV, 0.001, 0.999, 0.999, 0.001, 0.001, 0.001 and 0.0002, respectively. By using the MATLAB function named as Current_ext as shown in Fig. 5 , the input I ext is set to generate a periodic impulse current for every 500 ms starting from 100 ms, 600 ms and 1100 ms with the duration of 1 ms and magnitude of 80 μA. The results obtain is equivalent to LR-I model [7] . To generate VHDL code by using the HDL Coder, several modifications need to be done to suit the requirement of the hdlsupported library. Firstly, the continuous integrators need to be changed to internal discrete-time integrators. Secondly, all the addition and multiplication blocks must be changed to two inputs only and the exponential and log functions also have to be represented in lookup table because these two functions are not supported by HDL Coder. Lookup table as shown in Fig. 4 green in color is used to represent the logarithmic function and exponential function since these two functions cannot support fixed-point data types is due to the output range can be very large for a relatively small input range. For this simulation, there are 16 of lookup tables that represent the gate variables for all ionic currents. Lastly, the solver need to be modified from ode45 to fixed-step discrete solver, since HDL Coder generator only support fixed point data type and FPGA hardware implementation is unable to synthesis the floating-point data types [30] .
B. FPGA-in-the-Loop
FPGA-in-the-Loop is one of the HDL Verifier approaches to test the behaviour of the designed algorithm for FPGA hardware stand alone implementation. The FIL is done by using HDL Workflow Advisor tool as shown in Fig. 6 . After the process of running the tool finished, the new model named as LR-I_fil block is generated as shown in Fig. 7 . Next, the program file is loaded through the JTAG and ethernet cable by clicking the generated block as illustrated in Fig. 8 . Then, the program is executed to get the results. 
C. Fixed-point Optimization
Implementation of algorithms in FPGA requires fixedpoint data type conversion to reduce hardware resources. The FPGA needs to be programmed by using fixed-point data type to achieve low power consumption, high performance and reasonable cost. However, conversion of floating-point to fixed-point is difficult, time consuming, error prone and usually need 25-50 % of the total design and implementation time [29] , in which the optimization of word length and fraction length in the fixed-point has become severe issues on FPGA. Here, the word length and fraction length can be defined as the number of bits in the representation of the signals and the scaling or binary point location represents the number of bits of the integer part respectively.
In this study, the fixed-point optimization has been carried out in several steps. Firstly, fixed-point optimization is being tested using the Fixed-point Advisor to give the reference in order to maintain the accuracy of the result as expected. After applying the Fixed-point Tool approach, manual fixed-point optimization is being done to make sure the result obtained was optimized optimally since the word length and fraction length will affect the number of standard logic vector involved for VHDL code afterwards. Table I below shows the result of percentage of slices consumption for the designed model on the XC6VLX240T FPGA Xilinx Virtex-6 board in different fractional length and word length analyzed using ISE Design Suite 14.6 software. This series of FPGA consists of 301 440 slice registers and 150 720 slice LUTs. Based on the results, it can be concluded that the optimization is really important since it will affected the area which is the slice consumption of the FPGA board. The used percentage of slice LUTs decreases gradually when the word length and fraction length decrease. It is known that a low percentage of slice registers consumption could give lower power consumption as well as cost [29] . In conclusion, the LR-I cardiac excitation model is successfully designed by the MATLAB Simulink and by using the HDL Coder the model is successfully converted into VHDL code and verified by the FPGA-in-the-loop (FIL) on the actual FPGA board. This result gives the positive outlook for the stand-alone hardware-implementation afterwards. Here, fixed-point optimization must be taken into consideration in order to produce reliable simulation results through the FPGA hardware implementation. For future work, towards a stand-alone FPGA hardware implementation, the model verification using the FPGA Turnkey simulation through the HDL Workflow Advisor that enables a synchronous real-time simulation of the cardiac excitation with the FPGA board will be conducted. Besides, the optimization of the code can also be done manually by using ISE Design Suite or by the MATLAB Simulink HDL Coder such as pipelining and RAM mapping to get a better performance of the design model.
